My SessionsView full schedule
October 5, 2022
Cascaded or End-to-End Interconnect Models: What Do We Give Up?
10:30 am - 11:00 am Eastern TimeFeatured Talk SI/PI Sponsored By Samtec
Robert Branson is a signal integrity engineer who has been working at Samtec for 3 years while completing his masters in EE. His experience includes design work on connectors and boards, correlation of designed connectors, and research into improvements to the high-end connector design process. He works mainly with connectors in the 56GB/s to 112GB/s range. He has a large amount of experience working with the ANSYS design suite to perform these tasks.