SI/PI Sponsored By Cadence Workshop

Update Your SI / PI Design and Analysis Methodology for DDR and GDDR Memory Interfaces

Eastern Time October 20, 2020 3:30 pm - 4:00 pm

Bookmark and Share

Dr. Frank Zavosh

Memory interfaces continue to be the biggest challenge for signal and power integrity teams.  Simultaneous switching of single-ended signals at the speeds of serial links take this design challenge to a new level over the well-behaved differential pairs of peripheral component interconnect express (PCI Express).  With voltage swings below one volt for the low-power versions of these interfaces, there is no longer any margin for power ripple.  Design teams need a robust and proven methodology to address these challenges to ensure designs come up and work in the lab the first time.

Using the fifth version of the double data rate interface (DDR5) and the sixth version of the graphics double data rate interface (GDDR6) as examples, this workshop presents work that can be done before layout, during layout, and how to both accelerate and minimize the number of post-route re-spins due to powerful, yet memory efficient signoff simulation tools.