High-Speed Interconnect Design and Correlation at 112 Gbps PAM: How does this affect me?

Eastern Standard Time (EST) September 12, 2019 3:00 pm - 3:30 pm

Bookmark and Share

Scott McMorrow

Prototype 112 Gbps PAM4 silicon is already available.  Production 112 Gbps PAM4 silicon is just around the corner. Routing 112 Gbps PAM4 signals through a system poses many challenges for designers.  In this course, SI expert Scott McMorrow will detail an interconnect design process from concept and design through simulation, testing and correlation to high-volume manufacturing. He will explore how the correlation between simulated and tested and measured results builds confidence in a design process.