Reduced channel simulation times can be achieved by simulating PCBs and connectors separately then via cascading. However, this approach introduces impedance and crosstalk inaccuracies. This presentation demonstrates the differences through correlated simulation and measurement models. It then uses fields plots to devise mitigation strategies to maintain the increased simulation time while avoiding simulation inaccuracy.
